12 #ifndef __IOCON_NSS_H_ 13 #define __IOCON_NSS_H_ 87 typedef struct NSS_IOCON_S {
89 __IO uint32_t RESERVED0[8];
94 typedef enum IOCON_PIN {
123 typedef enum IOCON_ANABUS {
155 #define IOCON_FUNC_0 (0x0) 156 #define IOCON_FUNC_1 (0x1) 157 #define IOCON_FUNC_2 (0x2) 158 #define IOCON_FUNC_3 (0x3) 159 #define IOCON_FUNC_4 (0x4) 160 #define IOCON_FUNC_5 (0x5) 161 #define IOCON_FUNC_6 (0x6) 162 #define IOCON_FUNC_7 (0x7) 163 #define IOCON_FUNC_MASK (0x7) 164 #define IOCON_RMODE_INACT (0x0 << 3) 165 #define IOCON_RMODE_PULLDOWN (0x1 << 3) 166 #define IOCON_RMODE_PULLUP (0x2 << 3) 167 #define IOCON_RMODE_REPEATER (0x3 << 3) 168 #define IOCON_RMODE_MASK (0x3 << 3) 169 #define IOCON_LPF_DISABLE (0x0 << 5) 170 #define IOCON_LPF_ENABLE (0x1 << 5) 171 #define IOCON_LPF_MASK (0x1 << 5) 172 #define IOCON_CDRIVE_FIXEDVOLTAGE (0x0 << 6) 173 #define IOCON_CDRIVE_PROGRAMMABLECURRENT (0x1 << 6) 175 #define IOCON_CDRIVE_MASK (0x1 << 6) 176 #define IOCON_DDRIVE_HIGH (0x0 << 7) 178 #define IOCON_DDRIVE_ULTRAHIGH (0x1 << 7) 180 #define IOCON_DDRIVE_MASK (0x1 << 7) 181 #define IOCON_I2CMODE_STDFAST (0x0 << 8) 182 #define IOCON_I2CMODE_PIO (0x1 << 8) 183 #define IOCON_I2CMODE_MASK (0x1 << 8) 184 #define IOCON_ILO_VAL(x) (((x) & 0xFF) << 8 ) 185 #define IOCON_IHI_VAL(x) (((x) & 0xFF) << 16) 186 #define IOCON_ILO_MASK (0xFF << 8) 187 #define IOCON_IHI_MASK (0xFF << 16) 193 void Chip_IOCON_Init(NSS_IOCON_T *pIOCON); Definition: iocon_nss.h:105
Definition: iocon_nss.h:101
Definition: iocon_nss.h:148
Definition: iocon_nss.h:132
Definition: iocon_nss.h:139
Definition: iocon_nss.h:138
Definition: iocon_nss.h:110
Definition: iocon_nss.h:96
Definition: iocon_nss.h:141
Definition: iocon_nss.h:116
Definition: iocon_nss.h:129
Definition: iocon_nss.h:106
Definition: iocon_nss.h:118
Definition: iocon_nss.h:142
__IO uint32_t ANABUSGROUND
Definition: iocon_nss.h:90
void Chip_IOCON_SetAnabusGrounded(NSS_IOCON_T *pIOCON, IOCON_ANABUS_T bitvector)
Definition: iocon_nss.h:135
Definition: iocon_nss.h:149
Definition: iocon_nss.h:100
void Chip_IOCON_SetPinConfig(NSS_IOCON_T *pIOCON, IOCON_PIN_T pin, int config)
Definition: iocon_nss.h:87
Definition: iocon_nss.h:128
#define __IO
Definition: core_cm0plus.h:167
Definition: iocon_nss.h:146
Definition: iocon_nss.h:126
Definition: iocon_nss.h:137
Definition: iocon_nss.h:144
Definition: iocon_nss.h:143
Definition: iocon_nss.h:99
Definition: iocon_nss.h:114
Definition: iocon_nss.h:150
Definition: iocon_nss.h:147
Definition: iocon_nss.h:109
Definition: iocon_nss.h:95
void Chip_IOCON_GroundAnabus(NSS_IOCON_T *pIOCON, IOCON_ANABUS_T bitvector)
Definition: iocon_nss.h:124
Definition: iocon_nss.h:145
Definition: iocon_nss.h:104
Definition: iocon_nss.h:115
Definition: iocon_nss.h:103
Definition: iocon_nss.h:131
Definition: iocon_nss.h:111
Definition: iocon_nss.h:134
int Chip_IOCON_GetPinConfig(NSS_IOCON_T *pIOCON, IOCON_PIN_T pin)
Definition: iocon_nss.h:130
Definition: iocon_nss.h:112
Definition: iocon_nss.h:151
Definition: iocon_nss.h:102
Definition: iocon_nss.h:140
Definition: iocon_nss.h:108
Definition: iocon_nss.h:133
void Chip_IOCON_UngroundAnabus(NSS_IOCON_T *pIOCON, IOCON_ANABUS_T bitvector)
IOCON_ANABUS_T
Definition: iocon_nss.h:123
IOCON_ANABUS_T Chip_IOCON_GetAnabusGrounded(NSS_IOCON_T *pIOCON)
Definition: iocon_nss.h:127
Definition: iocon_nss.h:152
void Chip_IOCON_DeInit(NSS_IOCON_T *pIOCON)
Definition: iocon_nss.h:117
Definition: iocon_nss.h:98
Definition: iocon_nss.h:119
Definition: iocon_nss.h:97
IOCON_PIN_T
Definition: iocon_nss.h:94
Definition: iocon_nss.h:125
Definition: iocon_nss.h:113